I. INTRODUCTION
Silicon on Insulator (SOI) represents a key route for future development in ultra high level CMOS or Bi-CMOS integration. SOI is also used in MEMS, sensors, smart power and any technologies that require a high level of electrical or, in some cases, thermal isolation. BCD (Bipolar CMOS DMOS) processes are examples of power technologies where SOI has made very dramatic improvements. SOI has also been used in high voltage ICs. Such ICs make use of either thin silicon [1] or thick silicon high voltage technologies [2] . Recently, a combination between a power device and a MEMS (the membrane technology) has also been implemented with spectacular results in terms of breakdown and switching speed [3] . In general all SOI technologies show a very significant improvement in the switching speed when a bipolar device is used. For example, the increased speed of LIGBT (Lateral Insulated Gate Bipolar Transistors) [4] is due to perfect isolation between the substrate and the drift region. Carriers are only stored in the SOI layer and virtually no currents (other than displacement currents) flow through the substrate.
However, there are several aspects which need to be carefully considered when implementing the SOI technology in high voltage ICs: self-heating, reduced RESURF effect and latch-up susceptibility of bipolar devices. We have already showed in a previous paper that the partial SOI concept represents an efficient solution to these problems [5] . In this paper, we present new lateral DMOS and IGBT structures based on a partial SOI substrate realized with the Lateral Epitaxial Growth over Oxide (LEGO) technique [6] that allows obtaining the required thick SOI layers in a cost effective way.
II. Psoi ARCH1TECTURE
The novel PSOI (Partial SOI) device structure combines the advantages of SOI and JI (Junction-Isolation) technologies (Fig 1 c, a and b respectively) [5] . As compared to typical JI and SOI lateral power devices, the new device structure has an interrupted buried oxide 00.0~' [7] . This terrace disappears when the depletion region hits the n-buffer. The turn-off current in the PSOI device is larger than in the SOI device due to the substrate injected carriers. The tumn-off in the TI device is faster due to the fast expansion of the depletion width due to the absence of the hole inversion layer at the top of BOX. 
III. Psoi FABRICATION TECHNOLOGY: THE LEGO PROCESS
An important challenge is the realization of such partial SOI substrates at low cost and with efficient electrical insulation. Most of the existing techniques to obtain SOI structures are generally expensive and provide full and thin SOI wafers [6] . Only one technique, the Zone Melting Recrystallization (ZMR), allows the straightforward and cost effective production of thick SOI layers. This is achieved through a rapid melting, followed by a controlled recrystallization, of poly-silicon films deposited over SiO2 patterns grown on a silicon wafer using a scanning heater.
To realize new PSOI-based LDMOS and LIGBT structures, we used the LEGO technique [6] that allows obtaining the required localized and thick SOI layers in a cost effective way. Firstly developed by Celler and al. [8] , it is directly inspired by the ZMR technique and is being reconsidered today because of a new market demand for partial SOI. The main difference with conventional ZMR is that the heat source of the rapid thermal processor (RTP), is uniform throughout the entire wafer surface thus allowing a simultaneous recrystallization of all polycrystalline patterns.
Hereafter is a brief description of the LEGO process, referring to Fig.5 . The wafers are pre-processed with a l1jm-thick thermal oxidation and a polysilicon seed layer deposition. After patterning the SOI islands (Fig.5.a) , a non selective epitaxy is deposited. It is polycrystalline over the SOI patterns and monocrystalline on the rest of the wafer. An oxide-capping layer is then added to prevent the melted silicon evaporation during the recrystallization step (Fig.5.b) . Then, a specific RTP furnace [8] provides enough energy to melt the polycrystalline areas while maintaining the bulk monocrystalline area solid. As the temperature ramps down, given the different thermal conductivities of silicon and oxide layers, a thermal gradient is laterally induced and allows a recrystallization front spreading from the mono-crystal seed over the buried oxide layer (Fig.5.c) .
However, after recrystallization, surface roughness is important because of the liquid silicon movement, and planarity has to be restored through a chemical mechanical polishing (CMP) (Fig.5.d) . We have experimentally demonstrated [6] that such a process allows building recrystallized SOI islands 1 mm wide, for 30 Ein initial epi-layer thickness and 15 sec RTP annealing duration. Using these partial SOI substrates, a CMOS/DMOS/IGBT process (Fig.6) , was developed at LAAS-CNRS. On this cross-section, only CMOS devices are shown. The initial substrate could be either N or P-type and the epi-layer is N-type. Full isolation of the SOI islands is obtained through a deep P+ diffusion.
IV. EXPERIMENTAL RESULTS
A dedicated test mask was designed to validate the simulated structures. The starting P-type substrate has a 20Cl.cm resistivity (-6el4 cm 3) while the N-type epitaxial layer resistivity is 5 OL.cm. Both LDMOS and LIGBT devices were included. A circular layout, more appropriate for high voltages, was chosen. Fig. 7 shows an optical view of one LIGBT device. The SOI island is defined by the external circle featuring a 200 jum diameter. The central circle is the LIGBT anode and a 40pm-diameter window is opened underneath into the BOX.
Breakdown voltage measurement resulted in values ranged from 226V to 277V for the LIGBT (Fig.8) Switch off measurements were performed thanks to the electrical setup depicted below (Fig.9) . A typical turn-off time of 400ns could be measured (Fig. 10 
